

Programming NFP with P4 and C

CONTENTS

THE NFP FAMILY OF FLOW PROCESSORS ARE SOPHISTICATED PROCESSORS SPECIALIZED TOWARDS HIGH-PERFORMANCE FLOW PROCESSING.

INTRODUCTION	1
PROGRAMMING THE NFP WITH P4	1
PROGRAMMING THE NFP WITH C	5
CONCLUSION	9

INTRODUCTION

This whitepaper describes the programming options for the Corigine Network Flow Processor (NFP) used on the Agilio[®] SmartNICs. The Agilio SmartNIC is supplied with Agilio Software, which has a comprehensive set of features mainly based on Open vSwitch offloads. In the case that there is a requirement for customization of the NFP data path by users, the NFP can also be programmed for the custom packet/flow processing using P4 and C languages.


The NFP family of flow processors are sophisticated processors specialized towards high-performance flow processing. The NFP programming environment comes with a set of libraries, and common packet processing functions. The NFP has multiple PCIe Gen-3 interfaces for high-speed data/packet transfer between the host and the NFP. Software running on general purpose CPUs can also control the behavior of the data plane running on the NFP through the API calls. The NFP software typically implements the data plane of a networking application with the control plane (and additional data plane code) running on the host.

The NFP comes with a Software Development Kit (SDK), which has a compiler, linker and cycle accurate simulator in an Integrated Development Environment running as a graphical user interface (GUI) on windows platform. The SDK also comes with the command line interface versions of the compiler, linker and simulator necessary for running and debugging the code on an Agilio SmartNIC. In this paper, we provide an introduction of NFP programming using the P4 and C languages. The SDK provide complete software development and debug environment for packet/flow processing programs written in P4 and C languages.


PROGRAMMING THE NFP WITH P4

P4 is a target independent network programming language where users can write the forwarding behavior of the network devices (ASIC/NPUs/FPGAs) using the standard forwarding model defined in the P4 architecture. P4 allows the user to create their own headers and protocols along with their processing behavior in a networking device.

The packet-processing model proposed by the P4 language is shown in figure below. The user writes the datapath of a network device in P4 language without any knowledge of the target hardware device (ASIC, FPGA or NPU). The tool chain (compiler and linker), developed by the device vendor converts the P4 program into the device specific firmware. The P4 tool chain also generates a run time API (similar to the OpenFlow model) to allow the match action table modification.



The SDK supports P4 syntax as defined on the P4 specifications published on P4 consortium website (www.p4.org). Corigine has integrated the open source P4 compiler in the SDK generate an intermediate representation (App.IR) of the P4 program in the yaml format, which is further compiled by the P4 back-end compiler to generate a C program for the data path on the NFP. P4 programming support on the SDK is shown in the figure below.



Since P4 is meant for hardware independent programming (flow processing), the user does



not need to be aware of the any NFP specific data structures. The P4 compiler and linker automatically maps the different part of the P4 program into the NFP internal resources in an efficient manner.

The figure below shows an example of a very simple P4 program.

```
header type eth hdr {
  fields {
    dst : 48;
    src : 48;
    etype : 16;
  3
}
header eth_hdr eth;
parser start {
  return eth parse;
}
parser eth_parse {
  extract (eth);
  return ingress;
}
action drop act() {
  drop();
}
table in tbl {
  actions {
    drop_act;
  3
}
```

The above program has:


1. Header definition


2. Parser with packet field extraction

3. Action table

4. Control flow for ingress packets


The NFP software development kit (SDK) has an inbuilt editor for editing and compiling the P4 programs and generating the firmware for loading on the Agilio SmartNIC. When the P4 program is compiled using the SDK, parse graph, ingress/egress packet processing flow graphs are generated. The P4 compilation also generates the packet processing pipeline code in yaml language based intermediate representation (IR) format.





The P4 back-end compiler compiles the yaml program into the C program, which can be compiled and linked to generate the NFP firmware using the network flow C compiler (NFCC). The firmware generated by the P4 code is loaded on multiple processing engines (referred as flow processing cores in the NFP), each of which can independently process packets according

FOR BOTH P4 AND C LANGUAGE PROGRAMMING, CORIGINE PROVIDES THE COMPREHENSIVE LIBRARIES AND LOW-LEVEL ACCESS FUNCTIONS FOR STANDARD PACKET PROCESSING.



Optionally, a P4 processing can be mixed with the C processing as C provides architecture aware stateful processing. This is termed as a P4 data path with C sandbox. For inclusion of the C sandbox into the P4 code, users need to define the action as a "primitive_action" which is a P4 construct.

The following example illustrates the use of the C sandbox with the P4 code.

```
action encap_act(prt, tag) {
  filter_func();
  modify_field(standard_metadata.egress_spec, prt);
   xlan_encap(tag);
}
```

primitive_action filter_func();

If the compiler encounters a "primitive_action" in a P4 program, it inserts the C function call for that action which is specified in a separate C file in the SDK project. Below is an example of the plugin C sandbox function.

```
#include <pif_plugin.h>
#define IP_ADDR(a, b, c, d) ((a << 24) | (b << 16) | (c << 8) | d)
int pif_plugin_filter_func(EXTRACTED_HEADERS_T *headers, MATCH_DATA_T *data)
{
    FIF_PLUGIN_ipv4_T *ipv4;
    if (! pif_plugin_hdr_ipv4_present(headers)) {
        return PIF_PLUGIN_RETURN_DROP;
    }
    ipv4 = pif_plugin_hdr_get_ipv4(headers);
    if (ipv4->dst == IP_ADDR(10,0,0,100)) {
        return PIF_PLUGIN_RETURN_DROP;
    }
    return PIF_PLUGIN_RETURN_FORWARD;
}
```

PROGRAMMING THE NFP WITH C

The C programming language is a most efficient way of programming the Agilio SmartNIC as it can take advantage of NFP architecture specific data structures. Agilio software features are also implemented as C programs. The C programming on the NFP is slightly different from the host-based generic C programming, as the NFP data structures and memories are specific to the NFP architecture, so it is similar to any custom embedded programming.

The C programming language for the NFP is supported by a highly optimizing NFCC. The


NFCC compiler offers several "extensions" to the C programming language, mostly through annotations, which allow a programmer to have better control over the generated code. This ultimately imposes a small number of restrictions on the programmer, which are rooted in the specifics of the Corigine flow processing cores architecture.

The Flow Processing Cores (FPCs) are fairly standard, RISC based, multi-threaded cores, which can be programmed in a variant of C. What distinguishes the NFP from general purpose CPUs is that the FPCs are connected to a number of functional units, implementing specialized functionality aimed at accelerating different aspects of packet processing.

The FPCs are distributed across the NFP in island architecture and each FPC island has multiple flow processing cores. Each FPC core has an ALU with its own code and data memory.

Each FPC has 8 hardware contexts or threads. These threads share the same ALU and only one of them is actively running at a given time. The threads in a FPC are non-preemptive and the thread scheduling is done explicitly and cooperative: A context must explicitly release control (yield) for other contexts to run. This non-preemptive nature significantly simplifies synchronization within a FPC,

Figure below shows the C programming methodology of FPCs.



A C program is compiled from a number of C source-code files (and supporting header .h files) which are linked together into a .list file. Each .list file represents one complete program, and copies of this program to be loaded onto one or more specified FPCs. When we want different FPCs to run different programs, the compiler must produce different .list files, each compiled from particular C source code files, and to specify which FPC is to be loaded with which .list file. (Of course, the user can share C source-code and header files across several programs; in that case the .list file for each program would include the shared code.)

Along with the code store and data store for each FPC there are four other kinds of memories, which are accessible by the FPCs (C programs) through the keywords and constructs defined in Corigine Compiler User Guide:

- Cluster Local Scratch (CLS)
- Cluster Target Memory (CTM)
- Internal Memory (IMEM)
- External Memory (EMEM)

THE C PROGRAMMING LANGUAGE IS A MOST EFFICIENT WAY OF PROGRAMMING THE AGILIO INTELLIGENT SERVER ADAPTER AS IT CAN TAKE ADVANTAGE OF NFP ARCHITECTURE SPECIFIC DATA STRUCTURES. The above memories can work as packet header and data storage and they have different densities and latencies. All of CLS, CTM, IMEM and EMEM contain multiple functional units or "Memory Engines" which do many more operations than simple read and write. Corigine provides the command and libraries to access those memories.

Below is an example of the simple C program for array reversal in the CTM memory, notice that the arrays are declared in one of the memories (Cluster Target Memory or CTM) described above. In the case no specific memory is assigned the compiler assigns it by itself but for the efficient flow processing, it is important to explicitly understand and declare the storage for the data structures.


```
#include <nfp.h>
  declspec(ctm export scope(island))
int old[] = \{1, 2, 3, 4, 5, 6, 7, 8, 9, 10\};
  declspec(ctm export scope(island))
int new[sizeof(old)/sizeof(int)];
int
main(void)
ł
  if ( ctx() == 0) {
     int i, size;
     size = sizeof(old)/sizeof(int);
     for (i = 0; i < size; i++) {
       new[i] = old[size - i - 1];
     }
  }
  return 0;
ł
```

The C programs can be compiled and linked to generate the NFP firmware using the SDK. The SDK runs on Windows platform as a graphical user interface. The SDK has integrated simulator with a complete view of the NFP memory contents, C program variables and thread execution history which provide simplified debug and development environment. Using the SDK, the programmer can insert break points into the programs and can run the C programs step by step on each of the FPC threads.

C programs can also be compiled and linked using the command line tool chain running in standard Linux environments.

The figure below represents the compilation of the C programs for NFP using the SDK.





The SDK debug and watch window for a C program is shown in the figure below. As the figure shows the SDK has different memory watch windows and also allows the visibility of variables declared in the C program.

femory Watches <unnamed></unnamed>	Add Watch Refresh			ž (Reset		📝 Auto	Refresh	lefresh					
EMEM IMEM CLS	CTM Crypto ILA	Display big endian longwords Value	*		NBI Devic	e Port	Channe	I Ingress Pa	Ingress	Egress Pa	Egress	Config	Ingress	Egress
INCM 29.imem[0.1023]	value	vaue				0		1619	135996	301	25284	100.000	99.945	22.093
i29.imem[0:1023]	0	0x000000000000000000				0	-							
(29.imem(0:15)	0x0001f6000000000 0x00000000000000000	0x0000000000000000		1	1 ETH	0	-	1618	135944	278	23352	100.000	100.346	18.937
i29.imem[32:47]	0x000000000000000000000000000000000000	0x0000000000000000												
i29.imem(48:63)	0x000000000000000000000000000000000000	0x0000000000000000												
(29.imem(46.63)	0x000000000000000000000000000000000000	0x00000000000000000												
i29.imem(80:95)	0x0000000000000000000000000000000000000	0x00000000000000000												
123 memjou.301	0x000000000000000		*											
СТМ	Value	Value	*											
i32.ctm[0:1023]														
i32.ctm[0:15]	0x8000003c05000234	0x0234000003000000												
i32.ctm[16:31]	0x0106000034020806	0x5a5a5a5a5a5a5a5a5a												
(32.ctm[32:47]	0x5a5a5a5a5a5a5a5a5a	0x5a5a5a5a5a5a5a5a5a												
i32.ctm[48.63]	0x5a5a5a5a5a5a5a5a5a	0x80e0000000000000												
(32.ctm[64:79]	0x2233445566771122	0x3344556608004500												
i32.ctm[80.95]	0x002e000100004011	0x608b0a0000341000		× Ada	d ME Watch	Ad	ld Chip C	SR Watch)	Refresh (4	14080				
	d> 🔹 (Add Watch) (Ref			× Ad	d ME Watch	- A	ld Chip C	SR Watch)	Refresh (Descript	ion		So
BI Memory Watches Junname	d> Add Watch) (Ref	resh (m) 14080 (m) PM RData PM Instr			me	Ad		SR Watch] (Value 0x0000001e	Descript	Screengine il		So
BI Memory Watches sunname NBI BDesc TM Reorder TM Pld	d> ▼ Add Watch Ref 3 ▼ TM Pkt TM Desc Value	resh (m) 14080 (m) PM RDeta () PM Instr Value			me @10001		9	SR Watch) (Value 0x00000014 0x00000014	GPR - N	licroengine il licroengine il	32:0	So
BI Memory Watches dumame NBI BDesc TM Reorder TM Pid i8tmpkt[240.255]	d>	resh (m) 14080 (m) PM RData PM Instr Value Ox5a5a5a5a5a5a5a5a5a			@10001 @10001 @10001	Imbetra(0 Imbetra(1 Imbetra(2	20 10 20	SR Watch) (Value 0x00000014 0x00000014 0x00000000	GPR - N GPR - N GPR - N	licroengine i licroengine i licroengine i	32:0 32:0	So
BI Memory Watches summarie NBI BDesc TM Reorderf TM Pkd B tmpkt[240.255] i8 tmpkt[256.271]	d> Add Watch Refi Vither Value 0x5a5a5a5a5a5a5a5a 0x50e00000000000	reah (m) 14000 (m) PM RData () PM Instr Value 0x5a5a5a5a5a5a5a5a 0x2233445566771122			@10001 @10001 @10001	Imbetra(0 Imbetra(1	20 10 20	SR Watch) (Value 0x00000014 0x00000014	GPR - N GPR - N GPR - N	licroengine il licroengine il	32:0 32:0	So
BI Memory Watches aumanne NBI BDesc TM Reorderf TM Pkt I8 tmpkt[240.255] I8 tmpkt[256.271] I8 tmpkt[272.287]	d>	resh (m) 14060 (m) PM RData PM Instr Value 0x5a5a5a5a5a5a5a5a5a5 0x2233445566771122 0x002e00100004011			el0001 @10001 @10001 @10001 0001 pl	Imbetra (0 Imbetra (1 Imbetra (2 Imbetra (3 Imbetra (3	20 10 20	SR Watch) (0×80	Value 0x00000014 0x00000000 0x00000000 0x00000000 £20040 (?)	GPR - N GPR - N GPR - N GPR - N GPR - N GPR - N	Icroengine i Icroengine i Icroengine i Icroengine i Inread0 in 32	32:0 32:0 32:0 2:0	So
BI Memory Watches Cunname NBI BDesc TM Reorderf TM Pkt 18 tmpkt[240:255] 18 tmpkt[240:255] 18 tmpkt[272:287] 18 tmpkt[258:303]	db Add Watch	Idd80 Idd80 <th< td=""><td></td><td></td><td>ei0001 @i0001 @i0001 @i0001 i0001 i0001 i0001</td><td>Imbetra [0 Imbetra [1 Imbetra [2 Imbetra [3 dtaddr dten</td><td>20 10 20</td><td>SR Watch) (</td><td>08×0</td><td>Value 0x00000014 0x00000000 0x00000000 f20040 (7) 0x0000003</td><td>Descript GPR - N GPR - T GPR - T</td><td>licroengine i licroengine i licroengine i licroengine i hread0 in 32 hread0 in 32</td><td>32:0 32:0 32:0 2:0 2:0</td><td>So</td></th<>			ei0001 @i0001 @i0001 @i0001 i0001 i0001 i0001	Imbetra [0 Imbetra [1 Imbetra [2 Imbetra [3 dtaddr dten	20 10 20	SR Watch) (08×0	Value 0x00000014 0x00000000 0x00000000 f20040 (7) 0x0000003	Descript GPR - N GPR - T GPR - T	licroengine i licroengine i licroengine i licroengine i hread0 in 32 hread0 in 32	32:0 32:0 32:0 2:0 2:0	So
BI Memory Watches Curmanie NBI BDesc TM Reorderf TM Pid I8 tmpks[240:255] I8 tmpks[240:255] I8 tmpks[26:271] I8 tmpks[283:303] I8 tmpks[304:319]	d> Add Watch Refi 8 VTM Pid. TM Desc. Value 0x5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a	Tesh Tesh PM RData PM Instr Value Value 0x5a5a5a5a5a5a5a 0x2233445566771122 0x0000000010001011 0x0000000001011 0x0000000001601a 0x000000001601a			el0001 @10001 @10001 @10001 0001 pl	Imbetra [0 Imbetra [1 Imbetra [2 Imbetra [3 dtaddr dten	20 10 20	SR Watch) (0×80	Value 0x00000014 0x00000000 0x00000000 20040 (7) 0x0000003 0x0000003	Descript GPR - N GPR - N GPR - N GPR - N GPR - T GPR - T GPR - T	licroengine i licroengine i licroengine i licroengine i hread0 in 32 hread0 in 32 hread0 in 32	32:0 32:0 32:0 2:0 2:0 2:0	So
BI Memory Watches Gurname BI Memory Watches Gurname NBI Bosc 1 TM Reorder TM Pkd (8 tmpkt[240:255] (8 tmpkt[240:255] (8 tmpkt[240:255] (8 tmpkt[240:253] (8 tmpkt[240:253] (8 tmpkt[240:253] (8 tmpkt[240:255] (8 t	Add Add Watch Ref. V TM Pkt TM Desc Value 0x5a5a5a5a5a5a5a 0x80e0000000000 0x344556608004500 0x344556608004500 0x4608d0a0000321000 0x4616000102030405 0x60101100000000000	Image: Control of the state of the			ei0001 @i0001 @i0001 @i0001 i0001 i0001 i0001	Imbetra[0 Imbetra[1 Imbetra[2 Imbetra[3 daddr daddr daddr danum	20 10 20	SR Watch	08x0	Value 0x00000014 0x00000000 0x00000000 f20040 (7) 0x0000003 0x00000012 0x00000012	Descript GPR - N GPR - N GPR - N GPR - T	licroengine i licroengine i licroengine i licroengine i hread0 in 32 hread0 in 32 hread0 in 32	32:0 32:0 32:0 2:0 2:0 2:0 2:0 2:0	So
BI Memory Watches Qurname NBI BDesc TM Reorder TM Pict B smpks[240:255] B tmpks[256:271] B tmpks[db Add Watch Ref VTM Pid TM Desc Value 0x5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a	Tesh Tesh PM RData PM Instr Value Value 0x5a5a5a5a5a5a5a 0x223445566771122 0x02000100004011 0x000000001601a 0x00000000016001a 0x0535a5a5a5a5a5a 0x5a5a5a5a5a5a5a 0x5a5a5a5a5a5a			el0001 @10001 @10001 @10001 00015 00015 00015 00015 00015 00015	Imbetra[0 Imbetra[1 Imbetra[2 Imbetra[3 daddr daddr daddr daddr oxaddr vsaddr	20 13 20 80	SR Watch	08x0	Value 0x00000010 0x00000000 220040 (?) 0x00000032 0x00000032 0x0000002 tof live range:	Descript GPR - N GPR - T	Toroengine i Toroengine i Toroengine i Toroengine i Thread0 in 32 Thread0 in 32 Thread0 in 32 Thread0 in 32	32:0 32:0 2:0 2:0 2:0 2:0 2:0 2:0 2:0 2:0	So
BI Memory Watches Curname NEI BDesc M Renderf TM Pid Bample[240:255] B	d> Add Watch Refi 8 VTM Pict TM Desc Value 0x5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a	Tesh Tesh PM RData PM Instr Value Value 0x5a5a5a5a5a5a5a 0x233445566771122 0x0000000010001011 0x0000000001001a 0x00000000016001a 0x060708990a0b0c0d 0x5a5a5a5a5a5a5a5a 0x5a5a5a5a5a5a 0x5a5a5a5a5a5a5a 0x5a5a5a5a5a5a			me @10001 @10001 @10001 00011 00011 00011 00011 00011 mb/s8.M	Imbetra[0 Imbetra[1 Imbetra[2 Imbetra[2 Imbetra[3 Itaddr Iden Iden Iden Iden Iden Iden Iden Iden	0] 1] 2] 3]	SR Watch) (08x0	Value 0x00000014 0x00000000 0x00000000 f20040 (7) 0x0000003 0x00000012 0x00000012	Descript GPR - N GPR - T	licroengine i licroengine i licroengine i licroengine i hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32	32:0 32:0 2:0 2:0 2:0 2:0 2:0 2:0 2:0 2:0 2:0	So
BI Memory Watches Gumanie INBI BDesc III TM Reorder TM Pid I8 smpkt[240:255] I8 smpkt[240:255] I8 smpkt[226:271] I8 smpkt[226:303] I8 smpkt[226:303] I8 smpkt[320:335] I8 smpkt[330:355] I8 smpkt[352:367] I8 smpkt[352:367] I8 smpkt[352:367]	db Add Watch Refi 3 VTM Pkt TM Desc Value 0x5a5a5a5a5a5a5a5a 0x80ec0000000000 0x344556608004500 0x60ec0000020000 0x344556608000321000 0x60d0a6000321000 0x60d1a60000321000 0x60d1a60000000000000000 0x3416000102030405 0x60d10110000000000000000000000000000000	Image: Constraint of the second sec			me @10001 @10001 @10001 00011 00011 00011 100011 100011 mb/s8.M	Imbetra(C Imbetra(2 Imbetra(2 Imbetra(3 dtaddr dtaddr dtrum evaddr vsaddr ac StatsA ac StatsA	2] 1] 2] 3] 4drMap	SR Watch) (0880	Value 0x00000010 0x00000000 220040 (?) 0x00000032 0x00000032 0x0000002 tof live range:	Descript GPR - N GPR - N GPR - N GPR - N GPR - T GPR - T	licroengine i licroengine i licroengine i licroengine i hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 0000 0x0010	32:0 32:0 32:0 2:0 2:0 2:0 2:0 2:0 000C4 000C4	So
BI Memory Watches MBI BDesc MBI BDesc MBI BDesc B mpks[240:255] B	do Add Watch Ref d/ TM Pid TM Desc Value 0x5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a	Tesh Tesh PM RD#a PM Instr Value Value 0x5a5a5a5a5a5a5a5a 0x233445566771122 0x000000000016001a 0x06070800001601a 0x5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a			me @10001 @10001 @10001 00011 00011 00011 100011 100011 mb/s8.M	Imbetra[0 Imbetra[1 Imbetra[2 Imbetra[2 Imbetra[3 Itaddr Iden Iden Iden Iden Iden Iden Iden Iden	2] 1] 2] 3] 4drMap	SR Watch) (08x0	Value 0x00000010 0x00000000 220040 (7) 0x0000003 0x0000003 0x00000012 0x00000012	Descript GPR - N GPR - N GPR - N GPR - N GPR - T GPR - T	licroengine i licroengine i licroengine i licroengine i hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32	32:0 32:0 32:0 2:0 2:0 2:0 2:0 2:0 000C4 000C4	So
BI Memory Watches Gurname BI Memory Watches Gurname NBI Bosc 1 TM Reorder TM Pkd (8 tmpkt[240:255] (8 tmpkt[240:255] (8 tmpkt[280:303] (8 tmpkt[280:303] (8 tmpkt[380:351] (8 tmpkt[380:351] (8 tmpkt[380:351] (8 tmpkt[380:351] (8 tmpkt[380:353] (8 t	do Add Watch Refi VTM Pkt TM Desc Value 0x5a5a5a5a5a5a 0x80e00000000000 0x00 0x30e00000000000 0x344556608004500 0x344556080000321000 0x5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a	Image: Non-State Image: Non-State Image: Non-State Non-			me @10001 @10001 @10001 00011 00011 00011 100011 100011 mb/s8.M	Imbetra(C Imbetra(2 Imbetra(2 Imbetra(3 dtaddr dtaddr dtrum evaddr vsaddr ac StatsA ac StatsA	2] 1] 2] 3] 4drMap	SR Watch	08x0	Value 0x00000014 0x00000000 0x00000000 20040 (7) 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x00000005	Descript GPR - N GPR - N GPR - N GPR - N GPR - T GPR - T	licroengine i licroengine i licroengine i licroengine i hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 0000 0x0010	32:0 32:0 32:0 2:0 2:0 2:0 2:0 2:0 000C4 000C4	So
BI Memory Watches Quimanie BI Memory Watches Quimanie NBI BDesc TM Reorder 18 stepkt[240:255] 18 stepkt[240:255] 18 stepkt[240:257] 18 stepkt[240:257] 18 stepkt[240:257] 18 stepkt[240:257] 18 stepkt[240:257] 18 stepkt[340:351] 18 stepkt[340:351] 18 stepkt[340:351] 18 stepkt[340:359] 18 stepkt[340:359] 18 stepkt[440:415] 18 stepkt[416:431] 18 stepkt[416:431]	db Add Watch. Ref db VTM Pid. TM Desc. Value Vxx5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5	Image: Construction Image: Construction of the			me @10001 @10001 @10001 00011 00011 00011 100011 100011 mb/s8.M	Imbetra(C Imbetra(2 Imbetra(2 Imbetra(3 dtaddr dtaddr dtrum evaddr vsaddr ac StatsA ac StatsA	2] 1] 2] 3] 4drMap	SR Watch) (08x0	Value 0x00000014 0x00000000 0x00000000 20040 (7) 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x00000005	Descript GPR - N GPR - T GPR - T	licroengine i licroengine i licroengine i licroengine i hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 0000 0x0010	32:0 32:0 32:0 2:0 2:0 2:0 2:0 2:0 000C4 000C4	So
BI Memory Watches MBI BDesc MTM Reorderf TM Pid Barpks[240-255] Barpk	d Add Watch Ref g TM Pid TM Desc Value 0x5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a	Tesh Tesh PM RD# PM Instr Value Value 0x5a5a5a5a5a5a 0x23344556771122 0x000000000014001a 0x00000000014001a 0x000000000014001a 0x060708090a0b0c0d 0x5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a			me @10001 @10001 @10001 00011 00011 00011 100011 100011 mb/s8.M	Imbetra(C Imbetra(2 Imbetra(2 Imbetra(3 dtaddr dtaddr dtrum evaddr vsaddr ac StatsA ac StatsA	2] 1] 2] 3] 4drMap	SR Watch) (08x0	Value 0x00000014 0x00000000 0x00000000 20040 (7) 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x00000005	Descript GPR - N GPR - T GPR - T	licroengine i licroengine i licroengine i licroengine i hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 0000 0x0010	32:0 32:0 32:0 2:0 2:0 2:0 2:0 2:0 000C4 000C4	So
IBI Memory Watches Qurmane IBI BDesc TM Reorder TM Pkt 8 strpkt[240:255] 18 strpkt[240:255] 18 strpkt[240:257] 18 strpkt[240:257] 18 strpkt[240:257] 18 strpkt[283:303] 18 strpkt[283:303] 18 strpkt[381:351] 18 strpkt[382:357] 18 strpkt[40:455] 18 strpkt[415:457] 18 strpkt[db Add Watch. Ref db VTM Pid. TM Desc. Value Vxx5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5	Image: Construction Image: Construction of the			me @10001 @10001 @10001 00011 00011 00011 100011 100011 mb/s8.M	Imbetra(C Imbetra(2 Imbetra(2 Imbetra(3 dtaddr dtaddr dtrum evaddr vsaddr ac StatsA ac StatsA	2] 1] 2] 3] 4drMap	SR Watch) (08x0	Value 0x00000014 0x00000000 0x00000000 20040 (7) 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x0000005 0x00000005	Descript GPR - N GPR - T GPR - T	licroengine i licroengine i licroengine i licroengine i hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 hread0 in 32 0000 0x0010	32:0 32:0 32:0 2:0 2:0 2:0 2:0 2:0 000C4 000C4	So

or Help, select Help->Help Topics on the main menu

The SDK also has a hardware debugger, which runs on the host with the Agilio SmartNIC and interacts with the NFP through the host PCIe interface. The hardware debugger communicates with the SDK through a TCP connection. Using the hardware debugger, the C programs

can be downloaded debugged on Agilio SmartNIC in real time. The advantage of using the hardware debugger is that the program execution and debugging can be performed at hardware speed.

CONCLUSION

As described throughout this paper the NFP comes with full P4 and C languages programming support. Though most of the Agilio SmartNIC features are already implemented in the Agilio software, such as OVS offload, tunnel encapsulation and de-capsulation, load balancing etc., the P4 and C language programming allows the user to implement the customization of the packet processing datapath.

For both P4 and C language programming, Corigine provides comprehensive libraries and low-level functions for standard packet processing. These libraries and function calls which include packet read-write from NFP memories, key lookup, hash and checksum calculations (and more) help a user to focus on programming at a higher level without getting into the lower level architectural details of the NFP.

Corigine

Email: sales@corigine.com www.corigine.com.cn

©2020 Corigine. All rights reserved.

Corigine, the Corigine logo are trademarks or registered trademarks of Corigine. All other trademarks mentioned are registered trademarks or trademarks of their respective owners in the United States and other countries. WP-ProgNFP-wP4-C-3/2017